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A 10-bits pipeline ADC
dedicated to the VFE Electronics of Si-W Ecal
Laurent Royer and Samuel Manen
Laboratoire de Physique Corpusculaire, 24 avenue des Landais
63177 AUBIERE Cedex - France
A 10-bits pipeline Analog-to-Digital Converter (ADC) has been designed in a 0.35 µm
CMOS technology and prototypes tested. This ADC is a building block of the very-
front-end electronics dedicated to the Si-W electromagnetic calorimeter. Based on a 1.5-
bit resolution per stage architecture, it reaches the 10-bits precision at a sampling rate
of 4MSamples/s with a consumption of 35mW. Integral and Diﬀerential Non-Linearity
measured never exceed respectively ±1LSB and ±0.6 LSB over the 2V dynamic range,
with a level of noise limited to 0.47 LSB at 68%C.L.
1 Introduction
The very-front-end readout electronics of the Si-W Electromagnetic Calorimeter (ECAL) of
ILC has to process 108 channels which deliver a 15-bits dynamic range signal with a preci-
sion of 8 bits. Moreover, the minimal cooling available for the embedded readout electronics
imposed an ultra-low power limited to 25µW per channel. This issue will be reached thanks
to the timing of ILC which allows the implementation of a power pulsing with a duty ratio
of 1%. A key component of the very-front-end electronics is the Analog-to-Digital Converter
(ADC) which has to reach a precision of 10 bits. In order to save the die surface of the chip
and to limit the power consumption, one ADC will be shared by several channels. To fullﬁll
this request, an ADC operating at a sampling rate of the order of one MSamples/s has been
designed and tested.
2 Description of the pipeline ADC
The ADC designed is based on a pipeline architecture [?]. A resolution of 2 bits per stage
has been chosen in order to attenuate the contributions to the non-linearity of the gain
error and of the oﬀset voltages. As the two output bits of each stage are combined with the
next one and the combination”11” avoided, the eﬀective resolution per stage is 1.5 bit [?].
This 1.5-bit/stage pipeline ADC architecture [?] involves two comparators per stage, with
separate threshold voltages V LowTh and V
High
Th , and two reference voltages V
Low
Ref and V
High
Ref .
A 2-bits word [b2b1]i is delivered by each stage i.
The global schematic of one ADC stage with resolution of 2 bits is given on Fig. ??. In
order to reject the common mode noise, a fully diﬀerential structure has been adopted. As
represented on Fig. ??, the value of the reference signal added to the (VIn)i input signal is
selected by comparators outputs through switches. Then the circuit operates on two clock
phases: during the sampling phase, the input signal and the reference signal are summed
through capacitors 2C, while during the hold phase, the summed signal is ampliﬁed by factor
2. The gain-2 ampliﬁer is built with a diﬀerential ampliﬁer and a capacitive feedbacked loop.
A better matching is obtained with capacitors and they have been preferred to resistors.
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This matching is particularly important because it aﬀects the precision of the gain 2, and
therefore, the linearity of the ADC. Thus, feedback capacitors must be large enough to
minimize both the thermal noise kT/C and the components mismatch proportional to 1/
√
C.
In contrast, both the small die surface and the dynamical performance achieved with low
supply current have to be carry out. Then capacitors values of 300 fF and 600 fF are used.
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Figure 1: Simpliﬁed schematic of one ADC stage: 2 comparators give the output bits of
the stage and determine the reference signals substracted to the input signal; the ampliﬁer
ampliﬁes by a factor 2 the redidual voltage and delivers it to the next stage.
3 Measurement Results
Architecture 1.5-bit/stage
Technology 0.35µm 2-P 4-M CMOS
Area 1.5 mm x 0.9 mm
Supply Voltage 0-5V
Resolution 10 bits
Full scale 2 V diﬀerential
Sample rate 4MS/s
Consumption 35mW @ 4MHz
INL +0.85/-0.70 LSB
DNL +0.56/-0.46 LSB
Noise 0.47 LSB @ 68% C.L.
Gain Error 0.8% of full scale
Zero Error 0.5% of full scale
Table 1: Summarized performance of the
pipeline ADC.
A 10-bits ADC prototype has been
fabricated using the Austriamicrosystems
0.35µm 2-poly 4-metal CMOS process. The
total area of the ADC is 1.35mm2 and
the chip is bounded into a JLCC 44 pins
package. The circuit is measured with
a 5.0V supply and a diﬀerential input
swing of 2.0Vpp, at a frequency clock of
4MHz.
Main performance is reported on table??.
A dynamic input range of 2.0V is measured
with zero and gain errors respectively of
5 LSB and 8LSB. The standard deviation
of the noise is lower than 0.5 LSB at 68%
C.L.
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Figure 2: Diﬀerential (left) and integral (right) nonlinearity measurements
The static linearity curves of the 1.5-
bit/stage ADC are given in Fig.??. The Diﬀerential Non-Linearity (DNL) is deﬁned as
the diﬀerence between an actual step width and the ideal value of oneLSB. The DNL mea-
sured is within a ± 0.6LSB range. The Integral Non-Linearity (INL) refers to the deviation,
in LSB, of each individual output code from the ideal transfert-function value. The INL
curve plotted in Fig. ?? never exceeds +0.85/-0.70LSB over the 2V dynamic range.
At a sampling rate of 4Msamples/s the dissipation of the chip is 35mW. With a time
of 250ns to convert one analogue signal and considering the number of events stored per
channel to be less than 5, the power consumption integrated during the ILC duty cycle
of 200ms is evaluated to 0.22µW/channel. Assuming that the ON-setting time and the
pipeline latency of the convertion are neglected when the ADC is shared by tens of chan-
nels, the integrated power dissipation of the ADC is then limited to 1% of the total power
available for the very front-end electronics of the ECAL.
4 Conclusion
A 10-bit 4-MSamples/s 35-mW CMOS ADC based on a pipeline 1.5-bit/stage architecture
has been designed and tested. Its performance conﬁrms that this architecture fullﬁll the
ADC requirements of the ECAL at ILC. Bearing in mind that the comsumption is a key
point, the next step will consist on a portage in 3V supply.
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